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Abstract-We introduce a new fault model for evaluation circuits and prefix circuits over a trans- 
formation monoid. For evaluation circuits we give a trade-off between the delay of the circuit and 
the number of test-inputs needed to detect faultiness. 
Let (M, o) be a finite monoid. The evaluation problem for (M, o) is the following: given a finite 
sequence (11, . . . , zn) of elements of M, find the product 210.. .0x,. The prefix problem is the 
following: given a finite sequence (21,. . . , 2,) find the sequence of prefix products (~1,. . . , yn) 
where yj = 21 0.. . o zj (for 1 5 j 5 n). 
We will only consider acylic (‘combinational’) circuits that solve these problems; a circuit over 
a monoid M is made of “o-chips” that take two arbitrary elements a, b of M as their input and 
output ao b. A classical circuit for the evaluation problem consists of a complete rooted tree of 
o-chips; the inputs are fed in at the leaves, and the output appears at the root. One sees easily that 
every acylic circuit for the evaluation problem must be a rooted tree (not necessarily complete). 
Classical circuits for the prefix problem can be found in [l]; these circuits have size 0(n) and 
delay O(log n); so the prefix problem belongs to the parallel complexity class NC. 
Some motivation for studying these problems: An evaluation circuit can be used to compute 
the final state of a finite automaton; here one uses the syntactic monoid of the automaton. A 
prefix circuit can be used to compute the output of a Mealy machine (see [l]); this can be applied 
to the construction of fast parallel adders. Many other applications exist [24]. 
In this note we are interested in testing for faults in evaluation and in prefix circuits. Becker 
and Sparmann [2] study this in general. They use the following fault model: an o-chip is faulty if 
there exist ml, rn2 in Msuch that when the chip has (ml, m2) as input, the output is an element 
of M which is different from mlomz. For circuits (over a fixed monoid M> with n inputs, that 
have at most one faulty o-chip, they prove: The minimum test set size for an acyclic evaluation 
circuit or prefix circuit is always either constant, or @(log n), or O(n), depending on the problem 
(evaluation, or prefix) and on algebraic properties of M (those properties are explicitly stated 
in [2]). 
A new idea in this note is the following: Most applications of the evaluation or prefix circuit 
(for example those related to sequential circuits) use a transformation monoid (i.e., a subset of kk, 
closed under composition and containing the identity function e; here k = { 1, . . . , k}) rather than 
an abstract monoid; the fault model should take this additional structure into account. Many 
such fault models are possible. We will study the following fault model, which is inspired from 
the classical stuck-at fault in Boolean-gate circuits. Here, as well as in [2], the testing is done at 
the “o-chip” level (not at the Boolean gate level). 
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DEFINITION. An o-chip (with respect to a transformation monoid M E k”) has a stuck-at fault 
if there exist p, q E k and f, g E M such that on input (f, g) the chip outputs the function h E kk 
defined by: (z)h = (z)f og = ((x)f)g f or z # p, and (p)h = q # (p)f og. (Note that we write 
functions on the right side of the arguments.) 
The case p = q corresponds more closely to the intuition of a ‘stuck-at’ fault. 
The main differences between this note and [2] are: first, we use transformation monoids, we 
explicitly refer to states, and we use the number of states k as a parameter; second, we use a 
different fault-model. 
Every acyclic evaluation circuit with n inputs is necessarily a tree with n - 1 &chips. For the 
prefix problem, the only interesting circuits (see, e.g., [l]) contain only O(n) o-chips. Obviously, 
such a circuit can only have k20(n) different stuck-at faults (one for every value of (p,q) and 
every chip); so one can test, using O(k2n) test-inputs, whether a circuit has a fault. This can 
still be improved: 
FACT. Let C be an acyclic evaluation or prefix circuit, with n inputs and O(n) o-chips (with 
respect to a transformation monoid M c kk). Then O(kn) test-inputs are sufficient to test 
whether C has a stuck-at fault. Moreover, such a set of test-inputs can be found in time O(kn). 
PROOF. All faults where p # q (in the notation of the Definition) can be tested by the same 
input (e, e, . . . ,e), where e is the identity function. This leaves us with O(kn) possible faults, 
which of course, can be tested with that many tests. 
One finds such a test set as follows: Any fault with p = q in an o-chip, situated on a path from 
input pi (1 5 i 5 n) to the output (or, the right-most output in the case of a prefix circuit), can 
be detected by the test-input xi = fi and xj = e for j # i, where fi is any function E M such 
that (i)fi # i (M must contain such a function otherwise the fault is not detectable and hence is 
not a fault here). 
This simple fact gives an upper bound. The following theorem gives a lower bound for the 
test size of evaluation circuits. We make the usual assumption that the delay and the depth of a 
circuit are the same, up to a constant multiple (i.e., delay 5 cl . depth, and depth 5 c2 . delay, 
for some positive constants cl, ~2). 
THEOREM. (YIade-off between delay and test size for acyclic evaluation circuits) 
Let E be an acyclic evaluation circuit with n inputs, with respect to a transformation monoid 
M c kk consisting only of constant functions. Let T be the minimum number of tests needed to 
test if C has a stuck-at fault, and Jet d be the delay of C. Then 
T . (d + log, d - log, n) 2 c . n, 
for some positive constant c. Since d 5 n, this implies the simpler formula T . d > c . n. 
REMARK. The Theorem is not optimal. Two extreme cases of interest are best handled sepa- 
rately: When E is a complete tree then d = pog2 n1 and T = [+I + 1. When E is a ‘linear’ tree 
then d = n - 1 and T = 2. 
PROOF. Consider any two o-chips that are directly connected to primary inputs (i.e., the two 
inputs to each chip are primary inputs); suppose one of these chips ci has xi as a primary input, 
and the other chip cj has xi, with i < j (we cannot have i = j since any acyclic evaluation circuit 
must be a tree). We claim that, to test for a stuck-at fault with p = q for these two chips, two 
different test-inputs must be applied. A test for such a fault at ci must ‘sensitize’ a path from ci 
to the output, hence the primary inputs to the right of ci must all be e (recall that we apply 
functions to the right of their argument). In particular, the inputs of cj are e; but then the stuck 
at fault with p = q of cj cannot be detected by this test input. 
Since all o-chips that only have primary inputs need different tests, we conclude that T is at 
least as large as the number of leaves in the tree obtained by deleting the primary input nodes 
in E. The theorem then follows from the next lemma on trees. Here the depth of a tree is the 
number of vertices on the largest path from the root to a leaf. 
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Figures la and lb. 
LEMMA. For any rooted tree with v vertices, depth d, 1 leaves, such that every vertex has 5 2 
children, we have: 
Figures 2a and 2b. 
Figure 3. 
L(d+2+logs(d+l)-logsv)>;. 
PROOF. Consider any such tree. Without changing the value of d, v, 1, we can transform the tree 
so that all the vertices with two children are collected in the neighborhood of the root. This is 
done by replacing every configuration as in Figure la (where (Y has one child and /I has two) by 
Figure lb (where Q has two children, and ,B has one), when the maximum distance of y to any 
leaf is 5 maximum distance of 6 to any leaf. Now we have a tree (with unchanged d, v, 1) as in 
Figure 2a. The tree has a connected region of twochild vertices near the root; from this region, 
chains of one-child vertices are ‘hanging down’ (each one terminating in a leaf). 
Next, we smooth out the border of the two-child region. This is done by detaching a chain from 
a two-child vertex at large depth and reattaching that chain to a one-child vertex at shallower 
depth, bordering on the two-child region. This does not change v, I, nor d (provided that we left 
one path of length d alone). Now we have a tree as in Figure 2b. The border of the two-child 
region has just one or two depth-levels. 
Finally we make all (or all but one) chains reach down to depth d. To find a lower bound, we 
may assume that 1 is minimum (i.e., 1 is the smallest number of leaves that a rooted tree with 
v vertices and depth d can have, assuming that every vertex has 5 2 children). We apply the 
following transformations to the tree: We pick the shortest chain of one-child vertices, and remove 
vertices from it, to make other chains longer (while still keeping the depth d of the tree). The 
shortest chain cannot become empty, otherwise the tree would lose a leaf (which would contradict 
the minimality of 1). Now the tree is as in Figure 3. 
From Figure 3 we see: 
2y 2 I< 2y+l (1) 
58 H.A. FARHAT, J.C. BIRCET 
and 
2y+’ + 2Y(d - y - 1) 5 2) < 2y+l + 2Y+‘(d - y). (2) 
From (2): y > log s - log(d - y + 1). Substituting this into itself: y > log f - log(d + 1 - log ; + 
log(d- y + 1)). Substituting this into (1) yields: 1 > 29 > d+a_,og,,~~~g~d_y+l). Since y 2 0, this 
yields the formula of the lemma. 
(Remark. The formula of the lemma could be improved by doing more substitutions of (2) 
into itself.) 
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